Skip to content
View vish15wa's full-sized avatar

Block or report vish15wa

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. CreditCard-OnlinePayment-Fraud-Detection-using-HMM- CreditCard-OnlinePayment-Fraud-Detection-using-HMM- Public

    Implemented a fraud detection system for online transactions using Hidden Markov Models and randomized algorithms to identify anomalous spending patterns and reduce false positives.

  2. CSE623_Learning_Machines CSE623_Learning_Machines Public

    This project develops a Machine Learning system to automatically count decorative stones on embroidered fabrics using high-resolution images. It distinguishes stones from embroidery and zari work, …

  3. planetary-rover-simulation-AI planetary-rover-simulation-AI Public

    A toy planetary rover navigating 30x30 grids with rocky/sandy terrains, hazards & charging stations. Implements 4 heuristics: Weighted Manhattan, Euclidean, Terrain-Cost Weighted, Battery-Aware. Fe…

    Jupyter Notebook

  4. Stock-Prediction Stock-Prediction Public

    Built PySpark pipeline for RELIANCE.NS : cleaned yfinance NSE data, engineered 7-day returns/buy signals. Assembled OHLCV into Spark vectors for scalable Random Forest training (Regressor RMSE, Cla…

    Jupyter Notebook

  5. VLSI-Arithmetic-Function-Layout VLSI-Arithmetic-Function-Layout Public

    VLSI project implementing F = (A + ((B + C + E) · D))^c using NMOS/PMOS layout in Electric VLSI CAD tool. Includes full layout with power/ground routing, verified LTSpice simulation (schematics, wa…

  6. COA-RISC-Processor COA-RISC-Processor Public

    RISC Processor Verilog implementation with testbench (Processor.tv), subcomponents, extrava module, and program.hex. Includes simulation outputs (.vcd, .vout). Clone & run in any Verilog simulator …

    Verilog