#
pipelined
Here are 8 public repositories matching this topic...
Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim
pipeline verilog xilinx floating-point computer-architecture vlsi hardware-modules adder wallace-tree-multiplier iverilog floating-point-arithmetic pipelined carry-propogate-adders kogge-stone-adder sklansky-adder magic-tool gate-layout cmos-path-enumerator
-
Updated
May 8, 2021 - Verilog
Oracle Advanced PL/SQL
oracle collections oracle-database oracle-sql pipelined oracle-19c demasy demasy-labs oracle-plsql demasylabs advanced-plsql
-
Updated
Nov 15, 2022 - PLSQL
O(log k) Parallel FHE Conversion IP package featuring pipelined SystemVerilog RTL and Header-Only C++ Library. Designed to accelerate cryptographic pipelines by removing the sequential RNS bottleneck.
cryptography core mrc rtl ip high-performance-computing systemverilog hardware-acceleration fgpa rns pipelined chinese-remainder-theorem asic-design parallel-prefixsum fully-homomorphic-encryption kogge-stone header-only-library fully-homomorphic-encryption-library
-
Updated
Feb 26, 2026 - SystemVerilog
Cached 5-stage Pipelined RV32I Processor (Team 19). Supports full RV32I base instructions and features a 2-way set-associative data cache. Highest verified milestone (Stretch Goals 1, 2, 3).
-
Updated
Dec 12, 2025 - C++
Improve this page
Add a description, image, and links to the pipelined topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the pipelined topic, visit your repo's landing page and select "manage topics."