Skip to content
Change the repository type filter

All

    Repositories list

    • HeiChips 2025 Tapeout on IHP SG13G2 130nm process
      Verilog
      Apache License 2.0
      219131Updated Apr 1, 2026Apr 1, 2026
    • Bitstream generation for FABulous FPGAs
      Python
      Apache License 2.0
      3200Updated Mar 31, 2026Mar 31, 2026
    • FPGA Assembly (FASM) Parser and Generator
      Python
      Apache License 2.0
      34000Updated Mar 31, 2026Mar 31, 2026
    • A Collection of Demo Projects For Testing FABulous
      Verilog
      Apache License 2.0
      0201Updated Mar 30, 2026Mar 30, 2026
    • FABulous

      Public
      An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️
      Python
      Apache License 2.0
      482345822Updated Mar 30, 2026Mar 30, 2026
    • Python library for working Standard Delay Format (SDF) Timing Annotation files.
      Python
      Apache License 2.0
      0100Updated Mar 4, 2026Mar 4, 2026
    • CLI tool implementing partial reconfiguration into the open-source FABulous flow
      Python
      Apache License 2.0
      0200Updated Mar 3, 2026Mar 3, 2026
    • The template for the HeiChips 2025 hackathon
      Tcl
      Apache License 2.0
      27611Updated Mar 1, 2026Mar 1, 2026
    • Python library for working Standard Delay Format (SDF) Timing Annotation files.
      Python
      Apache License 2.0
      18000Updated Feb 23, 2026Feb 23, 2026
    • byteman

      Public
      Bitstream relocation and manipulation tool.
      C++
      Apache License 2.0
      55200Updated Feb 20, 2026Feb 20, 2026
    • .github

      Public
      3000Updated Nov 27, 2025Nov 27, 2025
    • Collection of small helpfull scripts when working with FABulous
      C++
      Apache License 2.0
      0200Updated Oct 14, 2025Oct 14, 2025
    • HeiChips 2025 LibreLane Workshop
      SystemVerilog
      Apache License 2.0
      101400Updated Aug 25, 2025Aug 25, 2025
    • The official PCB for HeiChips 2025
      Apache License 2.0
      0220Updated Aug 10, 2025Aug 10, 2025
    • FABulator

      Public
      Fabric generator and CAD tools graphical frontend
      Java
      Apache License 2.0
      31892Updated Aug 5, 2025Aug 5, 2025
    • A PCB created for FABulous FPGAs, based on the caravel board.
      Python
      Apache License 2.0
      1643Updated Jul 18, 2025Jul 18, 2025
    • OWAS

      Public
      Development and integration of a comprehensive open-source ecosystem for the design of complex RISC-V System-on-Chip (SoC) architectures, featuring support for …
      Apache License 2.0
      0900Updated May 15, 2025May 15, 2025
    • Verilog
      Apache License 2.0
      32000Updated Dec 27, 2024Dec 27, 2024
    • Verilog
      Apache License 2.0
      1300Updated Nov 29, 2024Nov 29, 2024
    • GoAhead

      Public
      GoAhead
      C#
      1500Updated Jun 14, 2023Jun 14, 2023
    • Private repository for accelerating DBMS SQL queries with FPGAs
      C++
      Apache License 2.0
      1860Updated Feb 28, 2023Feb 28, 2023
    • nextpnr

      Public archive
      a fork of nextpnr for use with old versions of FABulous (check the fabulous branch for relevant changes) - FABulous now works with upstream nextpnr
      C++
      ISC License
      297100Updated Dec 1, 2022Dec 1, 2022
    • FPGA VIrus Scanner Web Application
      JavaScript
      1210Updated May 19, 2022May 19, 2022
    • https://caravel-user-project.readthedocs.io
      Verilog
      Apache License 2.0
      3701000Updated Nov 19, 2021Nov 19, 2021
    • nextpnr-fabulous

      Public archive
      a fork of nextpnr for use with old versions of FABulous (check the fabulous branch for relevant changes) - FABulous now works with upstream nextpnr
      C++
      ISC License
      1300Updated Aug 18, 2021Aug 18, 2021
    • fuserisc

      Public
      Dual RISC-V DISC with integrated eFPGA
      Verilog
      Apache License 2.0
      5500Updated Jul 16, 2021Jul 16, 2021
    • yosys

      Public archive
      Yosys Open SYnthesis Suite fork for use with old versions of FABulous (check the fabulous branch for relevant changes) - FABulous now works with upstream yosys…
      C++
      ISC License
      1.1k100Updated Jun 28, 2021Jun 28, 2021
    • This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk
      Verilog
      Apache License 2.0
      153820Updated Jun 2, 2021Jun 2, 2021
    • Verilog
      Apache License 2.0
      2610Updated Apr 28, 2021Apr 28, 2021
    • Program to scan for malicious FPGA designs.
      Python
      Other
      51701Updated Mar 20, 2021Mar 20, 2021
    ProTip! When viewing an organization's repositories, you can use the props. filter to filter by custom property.