Skip to content

Pull requests: freechipsproject/chisel-testers

New pull request New
7 Open 234 Closed
7 Open 234 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

update for chipsalliance/chisel3#1944
#318 opened Jul 11, 2021 by sequencer Member Loading…
1
Support for FST traces in verilator backend
#250 opened Jun 24, 2019 by kammoh Loading…
3
Import build flags from environment (a la Chisel2).
#245 opened May 3, 2019 by ucbjrl Contributor Loading…
5
[WiP]: Loading verilator as shared libraries
#233 opened Feb 25, 2019 by grebe Contributor • Draft
15
Add IntermediateBackend for generating verilog testbenches
#138 opened Apr 11, 2017 by grebe Contributor Loading…
2
verilator DUT cpp generation bug
#135 opened Mar 23, 2017 by stevobailey Loading…
1
Use IrrevocableIO for sink in AdvTester, reflecting assumptions
#81 opened Jan 11, 2017 by albert-magyar Contributor Loading…
ProTip! What’s not been updated in a month: updated:<2026-03-12.