🎯
Focusing
I am a VLSI Enthusiast and Embedded System enthusiast engineer.
Pinned Loading
-
100-Days-RTL-Coding-Challenge
100-Days-RTL-Coding-Challenge PublicWelcome to my #100DaysOfRTL challenge! This repository is a daily log of my journey to master Register Transfer Level (RTL) coding, digital logic design and hardware simulation using Verilog. Incl…
Verilog 1
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.