Name		Name	Last commit message	Last commit date
Latest commit History 3 Commits
src_hw		src_hw
LICENSE		LICENSE
README.md		README.md

Repository files navigation

axis_uart_bridge

FPGA implementation for UART interface for rx/tx data with support AXI-Stream protocol

About

FPGA implementation for UART interface for rx/tx data with support AXI-Stream protocol

fpga zynq xilinx uart systemverilog artix uart-tx axi-stream uart-rx

Report repository

Releases

No releases published

Packages

Contributors

Languages

SystemVerilog 100.0%