"toplevel" in verilog output is hardcoded

[bjourne]

When outputting your design to verilog using output_to_verilog the name of the module is always set to "toplevel". It would be great if you could pass the module name as a parameter to that function.